Analysis and control of timing jitter in digital logic arising from noise voltage sources | IEEE Conference Publication | IEEE Xplore