Channel architecture optimization for performance and routability of row-based FPGAs | IEEE Conference Publication | IEEE Xplore