Distributed reconfiguration of fault tolerant VLSI multipipeline arrays with constant interstage path lengths | IEEE Conference Publication | IEEE Xplore