A new test generation methodology using selective clocking for the clock line controlled circuits | IEEE Conference Publication | IEEE Xplore