Multifault testable circuits based on binary parity diagrams | IEEE Conference Publication | IEEE Xplore