A floating point radix 2 shared division/square root chip | IEEE Conference Publication | IEEE Xplore