On the nature and inadequacies of transport timing delay constructs in VHDL descriptions

On the nature and inadequacies of transport timing delay constructs in VHDL descriptions | IEEE Conference Publication | IEEE Xplore