A scaling scheme and optimization methodology for deep sub-micron interconnect

A scaling scheme and optimization methodology for deep sub-micron interconnect | IEEE Conference Publication | IEEE Xplore