Design methodologies for tolerating cell and interconnect faults in FPGAs | IEEE Conference Publication | IEEE Xplore