Transistor-level sizing and timing verification of domino circuits in the Power PC/sup TM/ microprocessor | IEEE Conference Publication | IEEE Xplore