A low power approach to floating point adder design | IEEE Conference Publication | IEEE Xplore