Design and implementation of low-power digit-serial multipliers | IEEE Conference Publication | IEEE Xplore