Post-layout circuit speed-up by event elimination | IEEE Conference Publication | IEEE Xplore