Power constrained design of multiprocessor interconnection networks | IEEE Conference Publication | IEEE Xplore