An architectural power optimization case study using high-level synthesis | IEEE Conference Publication | IEEE Xplore