Synthesis of delay verifiable sequential circuits using partial enhanced scan | IEEE Conference Publication | IEEE Xplore