Fast generation of statistically-based worst-case modeling of on-chip interconnect | IEEE Conference Publication | IEEE Xplore