Efficient BIST TPG design and test set compaction for delay testing via input reduction | IEEE Conference Publication | IEEE Xplore