Designing the M/spl middot/CORE/sup TM/ M3 CPU architecture | IEEE Conference Publication | IEEE Xplore