Area, performance, and yield implications of redundancy in on-chip caches | IEEE Conference Publication | IEEE Xplore