Verification of scheduling in the presence of loops using uninterpreted symbolic simulation | IEEE Conference Publication | IEEE Xplore