Delay optimization of CMOS logic circuits using closed-form expressions | IEEE Conference Publication | IEEE Xplore