A study of channeled DRAM memory architectures | IEEE Conference Publication | IEEE Xplore