Arithmetic logic circuits using self-timed bit level dataflow and early evaluation | IEEE Conference Publication | IEEE Xplore