High-level power modeling of CPLDs and FPGAs | IEEE Conference Publication | IEEE Xplore