Jitter-induced power/ground noise in CMOS PLLs: a design perspective | IEEE Conference Publication | IEEE Xplore