Balancing the interconnect topology for arrays of processors between cost and power | IEEE Conference Publication | IEEE Xplore