Data Cache design considerations for the Itanium/sub /spl reg// 2 Processor | IEEE Conference Publication | IEEE Xplore