Bus architecture synthesis for hardware-software co-design of deep submicron systems on chip | IEEE Conference Publication | IEEE Xplore