Comparative study of strategies for formal verification of high-level processors | IEEE Conference Publication | IEEE Xplore