A dual dielectric approach for performance aware gate tunneling reduction in combinational circuits | IEEE Conference Publication | IEEE Xplore