Error-tolerance memory microarchitecture via dynamic multithreading redundancy | IEEE Conference Publication | IEEE Xplore