A dual-Vt layout approach for statistical leakage variability minimization in nanometer CMOS | IEEE Conference Publication | IEEE Xplore