Implementing caches in a 3D technology for high performance processors | IEEE Conference Publication | IEEE Xplore