Layout-aware RF circuit synthesis driven by worst case parasitic corners | IEEE Conference Publication | IEEE Xplore