Physical synthesis of energy-efficient networks-on-chip through topology exploration and wire style optimization | IEEE Conference Publication | IEEE Xplore