Interconnect Considerations For High Performance Network on Chip Designs | IEEE Conference Publication | IEEE Xplore