Speed-area optimized FPGA implementation for Full Search Block Matching | IEEE Conference Publication | IEEE Xplore