An efficient gate delay model for VLSI design | IEEE Conference Publication | IEEE Xplore