Circuit-level mismatch modelling and yield optimization for CMOS analog circuits | IEEE Conference Publication | IEEE Xplore