Analysis and minimization of practical energy in 45nm subthreshold logic circuits | IEEE Conference Publication | IEEE Xplore