Modeling and reduction of complex timing constraints in high performance digital circuits | IEEE Conference Publication | IEEE Xplore