Two dimensional highly associative level-two cache design | IEEE Conference Publication | IEEE Xplore