Task model for on-chip communication infrastructure design for multicore systems | IEEE Conference Publication | IEEE Xplore