An energy- and performance-aware DRAM cache architecture for hybrid DRAM/PCM main memory systems | IEEE Conference Publication | IEEE Xplore