3D vs. 2D analysis of FinFET logic gates under process variations | IEEE Conference Publication | IEEE Xplore