A stochastic reconfigurable architecture for fault-tolerant computation with sequential logic | IEEE Conference Publication | IEEE Xplore