Architecture and design flow for a debug event distribution interconnect | IEEE Conference Publication | IEEE Xplore