Design and evaluation of a four-port data cache for high instruction level parallelism reconfigurable processors | IEEE Conference Publication | IEEE Xplore