A private level-1 cache architecture to exploit the latency and capacity tradeoffs in multicores operating at near-threshold voltages | IEEE Conference Publication | IEEE Xplore